<u>CMOS Transistor Theory</u> (and its effects on scaling)

Michael Niemier

(Some slides based on lecture notes by David Harris)



Nanowire-based Gates

Can make very small pn junctions and diode based lgoic



If each wire was just 5 nm in diameter, would you be excited about this technology?

MOSFET cross section...



To recap...

- So far, we have treated transistors as ideal switches
- An ON transistor passes a finite amount of current
 - Depends on terminal voltages
 - Derive current-voltage (I-V) relationships
- Transistor gate, source, drain all have capacitance
 - I = C ($\Delta V / \Delta t$) -> Δt = (C/I) ΔV
 - Capacitance and current determine speed



MOS Capacitor

- Gate and body form MOS capacitor
- Operating modes



Terminal Voltages

- Mode of operation depends on V_g , V_d , V_s
 - $V_{gs} = V_g V_s$

$$- V_{gd} = V_g - V_d$$

$$- V_{ds} = V_d - V_s = V_{gs} - V_{gd}$$

- Source and drain are symmetric diffusion terminals
 - By convention, source is terminal at lower voltage
 - Hence $V_{ds} \ge 0$
- nMOS body is grounded. First assume source is 0 too.
- Three regions of operation
 - Cutoff
 - Linear
 - Saturation



nMOS Cutoff

- No channel formed, so no current flows
- $I_{ds} = 0$



nMOS Linear

- Channel forms
- Current flows from d to s
 - e⁻ from s to d
- + I_{ds} increases with V_{ds}
- Similar to linear resistor





nMOS Saturation

- Channel pinches off
- I_{ds} independent of V_{ds}
- We say current saturates
- Similar to current source



Outline (part 2)

- Today...
 - nMOS & pMOS I-V characteristics
 - Why (part 1):
 - Quantify or at least estimate how we represent & move information
 - Why (part 2):
 - This way we can estimate what happens when we make device smaller -- and in theory, better.
- Possibly today...
 - A very brief discussion of RC delay models
 - · Why?
 - Important because delay = one of the 2 performance metrics we care most about.
- Another, "why"
 - Can leverage in 1st HW :-)
 - David Frank talk starts with 1st principles, extrapolates to practical, chip-level performance

A little bit of foreshadowing

Parameter	Relation	Full Scaling	General Scaling	Fixed-Voltage Scaling	
W, L, t _{ox}		1/5	1/5	1/5	
V _{dd} , V _t		1/5	1/U	1	
N _{SUB}	V/W _{depl} ²	S	S²/U	S ²	
Area/device	WL	1/S ²	1/S ²	1/S ²	
C _{ox}	1/t _{ox}	S	S	S	
Cgate	C _{ox} WL	1/5	1/5	1/5	
k _n , k _p	C _{ox} W/L	S	S	S	
I _{sat}	C _{ox} WV	1/5	1/U	1	
Current Density	I _{sat} /Area	S	S²/U	S ²	
R _{on}	V/I _{sat}	1	1	1	
Intrinsic Delay	R _{on} C _{gate}	1/5	1/5	1/5	
Ρ	I _{sat} V	1/S ²	1/U ²	1	
Power Density	P/Area	1	S ^{2/} U ²	S ²	
✓ Board diaression #0					

A little bit of foreshadowing



A little bit of foreshadowing



t_{ox}



Ok, let's derive some I-V relationships

I-V Characteristics

- In Linear region, I_{ds} depends on
 - How much charge is in the channel?
 - How fast is the charge moving?

- MOS structure looks like parallel plate capacitor while operating in inversion
 - Gate oxide channel
- Q_{channel} =



- MOS structure looks like parallel plate capacitor while operating in inversion
 - Gate oxide channel
- Q_{channel} = CV
- C =



- MOS structure looks like parallel plate capacitor while operating in inversion
 - Gate oxide channel
- Q_{channel} = CV
- $C = C_g = \varepsilon_{ox}WL/t_{ox} = C_{ox}WL$
- V =





- MOS structure looks like parallel plate capacitor while operating in inversion
 - Gate oxide channel
- Q_{channel} = CV
- $C = C_g = \varepsilon_{ox}WL/t_{ox} = C_{ox}WL$
- $V = V_{gc} V_{t} = (V_{gs} V_{ds}/2) V_{t}$

$$C_{ox} = \varepsilon_{ox} / t_{ox}$$



- Charge is carried by e-
- Carrier velocity v proportional to lateral E-field between source and drain
- *v* =

- Charge is carried by e-
- Carrier velocity v proportional to lateral E-field between source and drain
- $v = \mu E$ μ called mobility

How I try *not* to teach...

• E =





- Charge is carried by e-
- Carrier velocity v proportional to lateral E-field between source and drain
- $v = \mu E$ μ called mobility
- $E = V_{ds}/L$
- Time for carrier to cross channel:

- † =

- Charge is carried by e-
- Carrier velocity v proportional to lateral E-field between source and drain
- $v = \mu E$ μ called mobility
- $E = V_{ds}/L$
- Time for carrier to cross channel:
 - t = L / v



nMOS Linear I-V

- Now we know
 - How much charge $Q_{channel}$ is in the channel
 - How much time t each carrier takes to cross



nMOS Linear I-V

- Now we know
 - How much charge $Q_{channel}$ is in the channel
 - How much time t each carrier takes to cross

$$I_{ds} = \frac{Q_{\text{channel}}}{t}$$

nMOS Linear I-V

- Now we know
 - How much charge $Q_{channel}$ is in the channel
 - How much time t each carrier takes to cross

$$I_{ds} = \frac{Q_{\text{channel}}}{t}$$

$$= \mu C_{\text{ox}} \frac{W}{L} \left(V_{gs} - V_t - \frac{V_{ds}}{2} \right) V_{ds}$$

$$= \beta \left(V_{gs} - V_t - \frac{V_{ds}}{2} \right) V_{ds} \qquad \beta = \mu C_{\text{ox}} \frac{W}{L}$$

Board digression #5

Let's go back to ...

Parameter	Relation	Full Scaling	General Scaling	Fixed-Voltage Scaling	
W, L, t _{ox}		1/5	1/5	1/5	
V_{dd}, V_{t}		1/5	1/U	1	
N _{SUB}	V/W _{depl} ²	S	S²/U	S ²	
Area/device	WL	1/S ²	1/S ²	1/S ²	
C _{ox}	1/t _{ox}	S	S	S	
Cgate	C _{ox} WL	1/5	1/5	1/5	
k _n , k _p	C _{ox} W/L	S	S	S	
I _{sat}	C _{ox} WV	1/5	1/U	1	
Current Density	I _{sat} /Area	S	S²/U	S ²	
R _{on}	V/I _{sat}	1	1	1	
Intrinsic Delay	R _{on} C _{gate}	1/5	1/5	1/5	
Ρ	I _{sat} V	1/S ²	1/U ²	1	
Power Density	P/Area	1	S ^{2/} U ²	S ²	
Board diaression #6					

Dourd aignession 0

nMOS Saturation I-V

- If V_{gd} < V_t, channel pinches off near drain
 When V_{ds} > V_{dsat} = V_{gs} V_t
- Now drain voltage no longer increases current

$$I_{ds} =$$

nMOS Saturation I-V

- If $V_{gd} < V_{t}$, channel pinches off near drain - When $V_{ds} > V_{dsat} = V_{gs} - V_{t}$
- Now drain voltage no longer increases current

$$I_{ds} = \beta \left(V_{gs} - V_t - \frac{V_{dsat}}{2} \right) V_{dsat}$$

nMOS Saturation I-V

- If $V_{gd} < V_{t}$, channel pinches off near drain - When $V_{ds} > V_{dsat} = V_{gs} - V_{t}$
- Now drain voltage no longer increases current

$$I_{ds} = \beta \left(V_{gs} - V_t - \frac{V_{dsat}}{2} \right) V_{dsat}$$
$$= \frac{\beta}{2} \left(V_{gs} - V_t \right)^2$$

nMOS I-V Summary

• Shockley 1st order transistor models

$$I_{ds} = \begin{cases} 0 & V_{gs} < V_t & \text{cutoff} \\ \beta \left(V_{gs} - V_t - \frac{V_{ds}}{2} \right) V_{ds} & V_{ds} < V_{dsat} & \text{linear} \\ \frac{\beta}{2} \left(V_{gs} - V_t \right)^2 & V_{ds} > V_{dsat} & \text{saturation} \end{cases}$$

Again, let's go back to...

Parameter	Relation	Full Scaling	General Scaling	Fixed-Voltage Scaling	
W, L, t_{ox}		1/5	1/5	1/5	
V_{dd} , V_{t}		1/5	1/U	1	
N _{SUB}	V/W _{depl} ²	S	S²/U	S ²	
Area/device	WL	1/S ²	1/S ²	1/S ²	
C _{ox}	1/t _{ox}	S	S	S	
Cgate	C _{ox} WL	1/5	1/5	1/5	
k _n , k _p	C _{ox} W/L	S	S	S	
I _{sat}	C _{ox} WV	1/5	1/U	1	
Current Density	I _{sat} /Area	S	S²/U	S ²	
R _{on}	V/I _{sat}	1	1	1	
Intrinsic Delay	R _{on} C _{gate}	1/5	1/5	1/5	
Ρ	I _{sat} V	1/S ²	1/U ²	1	
Power Density	P/Area	1	S ^{2/} U ²	S ²	
✓ Board digression #8					

Look at \mathbf{I}_{DS} in context of scaling

Board digression #8

